

## 1) INTRODUCTION

Les circuits logiques programmables ont fait leur apparition au début des années 80.

## 2) TERMINOLOGIE

Abréviations couramment utilisées:

**EPLD: Erasable Programmable Logic Device**

**FPGA: Field Programmable Gate Array**

**GAL: Generic Array Logic**

**LCA: logic Cell Array**

**MACH: Macro Array Cmos High density**

**PAL: Programmable Array Logic**

**PLD: Programmable Logic Device**

**PGA: Programmable Gate Array**

**CPLD: Complex Programmable Logic Device**

## 3) Quelques fabricants

### Haut niveau d'intégration:

**Altera**

**Xilinx**

**Actel**

**Atmel**


...

## 4) TECHNOLOGIES


Selon les fabricants on trouve des circuits:

- OTP (One Time Programmable) constitués de matrices à fusibles (ou anti-fusibles). **(très peu utilisés aujourd'hui!)**
- Effaçables aux U.V. (type EPROM). **(quasiment plus utilisés!)**
- Effaçables électriquement (EEPROM).
- Programmables par RAMs statiques. **(les plus utilisés: faible consommation)**


## 5) PRINCIPE DE PROGRAMMATION (fusibles)




## 5) PRINCIPE DE PROGRAMMATION (transistors MOS à grille flottante)




## 5) PRINCIPE DE PROGRAMMATION (Mémoire SRAM)



## 5) Evolution principe de programmation (SRAM + multiplexeur ou LUT)




3 entrées logiques




8 cellules SRAM

Bloc de LUT 4 entrées




## 6) Circuits SSI: MMI PAL 16R8 ARCHITECTURE





## APPLICATION: Le décodage d'adresses.



Equation:


$$\text{/VPA} = \text{A15} * \text{A14} * \text{A13} * \text{A12} * \text{A11} * \text{A10} * \text{A9} * \text{A8} * \text{A7} * \text{A6} * \text{A5} * \text{A4} * \text{A3} * \text{A2} * \text{A1} * \text{A0}$$

**=> Gain de temps de propagation**

## APPLICATION: Le décodage d'adresses.


Equation:

$$\neg VPA = A_{15} * \neg A_{14} * \neg A_{13} * \neg A_{12} * A_{11} * A_{10} * A_9 * A_8 * \neg A_7 * \neg A_6 * A_5 * \neg A_4 * \neg A_3 * A_2 * \neg A_1 * A_0$$




## 7) Circuits LSI: ALTERA série 5000

## ARCHITECTURE




## 7) Circuits LSI: ALTERA série 5000


**MAX 5000 Architecture**




**MAX 5000 Device Macrocell**



## 7) Circuits LSI: ALTERA série 10k




## 7) Circuits LSI: XILINX famille 3000 : Macro-cellule type




## 7) Circuits LSI: XILINX famille 3000

## Routage des macro-cellules




## 7) Circuits LSI: XILINX famille 4000

## Bloc E/S





## 7) Circuits LSI: XILINX famille 4000



### Structure interne





Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

x6811


## 7) Circuits LSI: XILINX famille 4000

## Configuration

NOTE:  
M2, M1, M0 can be shorted to Ground if not used as I/O




Master/Slave Serial Mode Circuit Diagram




Master Parallel Mode Circuit Diagram

## 8) Du grain fin au grain épais




## 8) Circuits VLSI: ALTERA série Excalibur Architecture ARM



## 8) Circuits VLSI: ALTERA série Stratix Architecture DSP

Figure 1. Stratix Block Diagram



## 8) Circuits VLSI: ALTERA (séries Stratix, Cyclone, ...)

Intégration de:

- PLL
- Cœurs de processeurs
- Multiplieurs accumulateurs
- Blocs IP (FFT, USB2, cœurs de processeurs sous forme IP, ...)

Select a Nios II core:

	<input type="radio"/> Nios II/e	<input checked="" type="radio"/> Nios II/s	<input type="radio"/> Nios II/f
<b>Nios II</b>	RISC 32-bit	RISC 32-bit <b>Instruction Cache</b> <b>Branch Prediction</b> <b>Hardware Multiply</b> <b>Hardware Divide</b>	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide <b>Barrel Shifter</b> <b>Data Cache</b> <b>Dynamic Branch Prediction</b>
Selector Guide			
Family: Stratix			
f <sub>system</sub> : 0,0 MHz			
cpuid: 0			
Performance at 0,0 MHz	Up to 0 DMIPS	Up to 0 DMIPS	Up to 0 DMIPS
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs
Memory Usage	Two M4Ks (or equiv.)	Two M4Ks + cache	Three M4Ks + cache

## 8) Circuits VLSI: ALTERA série Stratix

## Configuration des sorties

Figure 70. Termination Schemes for Single-Ended I/O Pins





Figure 71. Differential LVDS Input On-Chip Termination



## 9) Evolution des tensions d'alimentation et des technologies

**A ce jour: plus de quatre millions de portes !!!**

**Tensions d'alimentation:** 5V pour les premières générations à 3.3V, 2.5V puis 1.8V, 1.5V et 1.2V (0.13µm). **Aujourd'hui: 40nm puis 28nm !!**

Les circuits de dernière génération (exemple: familles APEX, STRATIX d'ALTERA) sont dits « MULTI-I/O » et peuvent être interconnectés avec des familles de technologies différentes.

LVTTL: Low Voltage TTL

LVC MOS: Low Voltage CMOS

GTL+: Gunning transceiver logic


SSTL: Stub Series Terminated Logic

CTT: center Tap Terminated

AGP: Advanced Graphic Port

HSTL: high Speed Transceiver Logic


LVDS: low Voltage differential Signal






## 10) Boîtiers

BGA 1548 pins (40mm)




PGA 280 pins



## 10) Boîtiers:

### 240 PQFP



## AVANTAGES DES CIRCUITS PROGRAMMABLES.

- LA COMPACTITE
- LA CONSOMMATION
- LES TEMPS DE PROPAGATION
- LA SIMPLIFICATION DE L'ETUDE DU CI
- LA SIMPLIFICATION DE LA FABRICATION DU CI
- LA SIMPLIFICATION DU CÂBLAGE
- LA REDUCTION DES STOCKS
- LA REDUCTION DU TEMPS DE DEVELOPPEMENT (Time to Market)
- COÛT GRANDE SERIE (boîtiers OTP)
- LA CONFIDENTIALITE
- LA CEM
- L'EVOLUTIVITE
- LA RECONFIGURABILITE
- LA TESTABILITE (interface JTAG)

## 11) Les outils de synthèse.

- Equations logiques
- Tables de vérité
- Machines à état
- Schémas (symboles graphiques)
- Langages (VHDL, AHDL, VERILOG, SystemC, ...)

**VHDL: STANDARD reconnu par l'IEEE  
norme IEEE-1076 (1987)  
et IEEE-1164 (1993)**

## 12) Les tendances.

- Apparition de compilateurs **C => VHDL** voire **SystemC => VHDL**


- ⇒ TRITON (Poseidon Design Systems)
- ⇒ GAUT (LESTER Université de Bretagne Sud)
- ⇒ CATAPULT C (Mentor Graphics)
- ⇒ IMPULSE C (Impulse Accelerated Technologies)
- ⇒ PICO (Symphora)
- ⇒ UGH (Tima/Lip6)
- ⇒ DK design suite (Celoxica)
- ⇒ ...

## 12) Les tendances.

- **Conception niveau Système:**
  - DSP Builder (Altera)
  - Synplify DSP (Synplicity)
  - XN Generator
  - Simulink HDL

## 12) Les tendances.

### - Conception niveau Système:



#### AVALON INTERFACE EXAMPLE : SLAVE BLOCK

This design consists of a 4-tap FIR filter with variable coefficients. The coefficients are loaded using the Avalon\_Write\_Slave while the input is supplied by an off-chip source through an analog-to-digital converter. The filtered output is sent off-chip through a digital-to-analog converter.